Silicon solar cell efficiencies of 17.10/0, 16.4%, 14.8%, and 14.9% have been achieved on FZ, Cz, multicrystalline (mc-Si), and dendritic web (DW) silicon, respectively, using simplified, cost-effective rapid thermal processing (RTP). These represent the highest reported efficiencies for solar cells processed with simultaneous front and back diffusion with no conventional high-temperature fumace steps. Appropriate diffusion temperature coupled with the added in-situ anneal resulted in suitable minority-carrier lifetime and diffusion profiles for high-efficiency cells. The cooling rate associated with the in-situ anneal can improve the lifetime and lower the reverse saturation current density (.lo), however, this effect is material and base resistivity specific.
INTRODUCTION
Low-cost and high efficiency are the keys to largescale acceptability of photovoltaic (PV) systems. PV modules today cost about $4Miatt, which can produce electricity at a rate of about 25$ikWhr. A factor of two in cost reduction is needed to make PV attractive for peak load applications and about a factor of 3 or 4 reduction would make it extremely competitive with conventional energy sources for base load utility applications. No PV material or technology has yet been able to achieve the cost and efficiency goals simultaneously because the efficient cells are too expensive and the cheaper cells are not eflicient enough. Rapid thermal processing directly addresses the issue of fabrication cost by significantly reducing the cell process time, thermal budget, and wafer cleaning steps, without a significant loss in cell eficiency. RTP cell fabrication in this study involves a rapid, simultaneous front and back diffusion for the formation of an emitter and back-surface-field, followed by a rapid lowtemperature PECVD of SiNlSiOZ coating for efficient front surface passivation and AR coating [ 11. Conventional furnace processing (CFP) generally involves separate furnace diffusions and oxidations at high temperatures, which require extensive wafer cleaning, prolonged cell processing, and use more chemicals and gases.
Various investigators [2-81 have attempted RTP techniques in the past for silicon solar cell fabrication with only moderate success. Until recently, RTP techniques involving simultaneous front and back diffusions, using tungsten-halogen lamps, have resulted in cell efficiencies in the range of 12-15.4% [2-81 on single and multicrystalline silicon (Fig. 1) . Lower RTP cell efficiency is predominantly due to inappropriate diffusion profiles and lifetime degradation by rapid cooling rates and high quench temperatures, as will be discussed later. Campbell and Meier [4] attempted to revive the lifetime of rapidly-cooled cells by performing post-RTP fumace anneals at high temperatures. They succeeded in raising the efficiency of n-type, 2 Q-cm, DW cells from 13% to 15 2% with the anneal. This anneal, however, mitigates the attractiveness ofRTP since it requires a long furnace step. Schindler et al. [7], fabricated a 15.4% efficient cell on 1 Cl-cm FZ without a post-RTP fumace anneal. RTP diEusion at 1000°C with a cooling rate of 50Wsec can lead to plastic deformation via excessive thermal stress [9] and lifetime degradation due to quenching. In addition, the high diffusion temperature resulted in a low emitter sheet resistance of 28 Cllo which is accompanied by a thick dead layer and reduction in short wavelength response due to Auger recombination and bandgap narrowing. High emitter-surface concentration also contributes to poor front-surface passivation.
Recently, we reported 16.9% efficient RTP cells on FZ silicon [IO] . In this study, the diffusion temperature and cooling rates were controlled to achieve the best RTP cell efficiencies to date on FZ, Cz, mc-Si, and DW silicon, without any pre or post-RTP furnace anneal.
FABRICATION OF RTPE'ECVD SOLAR CELLS
The fabrication of RTPPECVD cells was recently published in ref. [lo] . These cells are fabricated without any fumace anneals. Instead, a short in-situ lamp anneal is incorporated for lifetime recovery, appropriate junction depth, and suitable sheet resistance.
Simple n'-p-p' cells are fabricated by a short and simultaneous RTP diffusion of spin-on phosphorus dopants on the front and evaporated aluminum on the back, followed by a 9 min deposition of SiN/SiOz AR coatings by PECVD.
A number of experiments were performed to select the RTP thermal cycle ( cycle is important. For example, the 880"C/30 sec peaktemperature step determines the surface concentration, J,, and sheet resistance; similarly, the slow cooling rate of 0.33"C/sec for 3 min allows the formation of an A1 back-surface-field, performs A1 gettering [ 111, prevents lifetime degradation due to rapid quenching from high temperatures, and creates appropriate junction depths and diffusion profiles for highefficiency cells. The 880°C processing temperature falls within the optimum range of 850"C-90O0C [12] for RTP phosphorus gettering and is sufficiently low to prevent slip dislocations, which may emerge at temperatures > l00O0C [9] . The 30 sec time at peak-temperature also allows sufficient time for the partial lifetime "recovery" phenomenon [ 131 to occur. PECVD SiN/SiO* coatings provide good surface passivation, very efficient, double-layer AR properties, and passivation of grownin or process-induced bulk defects in silicon. Thus, the combination of appropriate RTP sequence and PECVD coatings allows control of key material and device parameters necessary to fabricate h g h efficiency cells. Additionally, it reduces the thermal budget, relaxes the wafer cleaning requirements, reduces the use of chemicals and gases, and increases the yield. In addition, there is the potential for high throughput because RTP systems are well suited for continuous wafer heating by conveyor belts [7] .
RESULTS AND DISCUSSION
Comparison Between RTP and CFP Cells Table 1 summarizes the cell parameters along with the hghest RTF cell efficiencies acheved on FZ, Cz, mc-Si, and DW silicon. Fig. 3 illustrates the front and back diffusion Table 1 profiles obtained by the 7 min. timdtemperature cycle in fig. 2 . Phosphorus emitter profiles, measured by spreading resistance, had a surface concentration about 2x10" cm" and a junction depth of 0.15 pm. This resulted in a sheet resistance of 80 WO. The aluminum back-surface-field profile, determined by C-V measurements using an electrochemical etching profiler, had a surface concentration of 10l8 cm-3 and a junction depth of 2 pm. These simultaneously diffused profiles are quite consistent with the requirements for high-efficiency silicon cells and can be optimized further for even better results. Fig.  4 shows the internal quantum efficiency (IQE) of a typical 16.9%-efficient RTPPECVD cell. The IQE analysis gave a bulk ditfusion length ( L d ) of 212 pm corresponding to a bulk lifetime (q,) of about 22 ps in the 0.2 Cl-cm base. Fig. 4 diffusion on the back which includes a 10 min thermal oxide passivation on the front. The conventional cell gave an eikiency of 18.8% with a slightly better long wavelength response but considerably better short wavelength response indicating somewhat higher bulk diffusion length (255 pm) and much lower front surface recombination velocity (FSRV). Emitter doping profile measurements for the conventional cell showed a much lower surface concentration of 2xlOI9 cm-3 and a junction depth of 0.6 pm. The order of magnitude higher surface concentration of the RTP emitter can increase FSRV, Auger recombination, and bandgap narrowing to account for the poor short wavelength response. Research is underway to increase the short and long wavelength response of the RTPPECVD cells by optimizing the Joe via emitter etch-back [14] and by improving zb values to bridge the gap between the conventional and RTP cells. The RTP cell efticiencies in excess of 17% achieved in this study demonstrate the potential for low-cost, high-efticiency RTP cells. To improve the efficiencies further, a better understanding of the effects of the RTP cooling rates associated with the in-situ anneal is needed.
Effects of RTP Cooling Rate on zh, J, and Efficiency
Several researchers have attributed many of the problems associated with RTP to quenching-induced recombination centers particularly introduced by activation of residual metallic impurities [ 15, 161. Rohatgi et al. [ 171, have shown that, during CFP, rapid cooling rates and high quench temperatures can freeze grown-in or process-induced impurities into electrically active sites or decorate defects to make them more detrimental. Several researchers [ 13,151 have shown significant diffusion length degradation with the increase ' of RTP quench temperature. In this paper, the problems associated with rapid cooling rates during RTP are investigated the temperatures of 88OoC and 82OOC: in detail by using four different cooling rates (Fig. 5 ) between 0. 1°C/sec which involves a 10 min in-situ anneal, 0.33OC/sec which involves a 3 min in-situ anneal, 1°C/sec which involves a 1 min in-situ anneal, and 50°C/sec which involves no annealing (Quenched). Preliminary experiments on FZ silicon involving 880OC peak temperatures exhibited no major quenching problems below 82OoC. First, high-resistivity, high-lifetime FZ silicon wafers were used to investigate the effects of RTP cooling rate on TI,. Fig. 6 establishes, for the first time, a trend in the cooling rate induced lifetime degradation for an RTP system. In this experiment, sample preparation mimicked cell fabrication including the emitter formation steps in order to manifest any RTP induced P-gettering. Prior to the measurements, the emitters were etched away and Tb was measured by the photoconductive decay technique with the samples immersed in HF. Quenching from 880°C resulted in a poor Xb of only 180 p; however, slow cooling at a rate of 0. 1°C/sec gives very high lifetimes above 1.8 ms on high-resistivity FZ Si. Such high TI, values demonstrate that RTP techniques are capable of achieving lifetimes compatible with very high-efficiency solar cells.
The effect of some of these cooling rates on PV devices fabricated from the same DW crystal is shown in fig. 7 . Cooling Rate ("C/sec) Fig. 7 Effect o f RTP cooling rate on 11 R-cm dendritic web Si solar cell performance. Lighted I-V measured at SNL.
0.33°C/sec. Substantial improvement in the long wavelength IQE response ( fig. 7 ) is attributed to bulk diffusion length enhancement with slower cooling rates. Controlling the cooling rate to 0.33°C/sec achieved a factor of 4 improvement in diffusion length and a factor of 5 decrease in J,. The fact that the bulk diffusion length enhancement is accompanied by an improvement in J,, suggests that Job is the dominating component of the total J, = Joe+J,b and that recombination in the base is the efficiency-limiting mechanism for DW cells The effect of RTP cooling rates on different materials reveals a more complex phenomenon. The effect is highly material and base resistivity specific. For example, in contrast to DW, cells fabricated on FZ showed little or no improvement in Zb. Unlike FZ, DW contains point defects and dislocations: consequently, vacancies, silicon self-interstitials, and possibly impurity atoms such as oxygen may be quenched into electrically active sites upon rapid cool down Also. the high base doping 0 f -1 0 '~ cm-3 in the 0.2 0-cm FZ base masks the impact of quenching due to two reasons. First, quenching may not influence the lifetime of heavily doped materials as much because of the low starting lifetime associated with dopantrelated complexes.
Secondly, these lowresistivity cells generally are more emitter (Joe) controlled so that small changes in TI>, which affect Job, do not alter the total J,. In fact; the longer annealing times associated with the slower cooling rates hurt the short wavelength response of FZ cells due to excessive heavy doping effects in the emitter. Preliminary results of slow-cooling on 0.8 0-cm Cz and mc-Si exhibit the similar competition between Tb enhancement and the undesirable increase in .I,,e. Proper optimization of RTP cooling rates thus requires tuning both the Tb and J, for maximum efficiency.
CONCLUSIONS
By developing an RTP temperaturehime cycle consisting of an in-situ anneal for simultaneous front and back diffusion with suitable Tb and J,, silicon solar cell efficiencies of -17%) and diffusion lengths > 200 pm have been achieved on FZ without any furnace treatment. Use of low temperature PECVD SiNiSiOz coating further speeds up the process in addition to providing bulk defect and surface passivation in conjunction with excellent antireflection properties. High cell efficiencies on Cz, dendritic web, and multicrystalline demonstrate the competitiveness of RTP as an alternative to furnace processing.
The understanding of the effect of RTP cooling rates has been improved. For emitter influenced cells, slower cooling rates may offer better lifetimes; but, a penalty in terms of J, may ensue. Therefore, to design cells compatible with high efficiency, a proper optimization of the cooling rate is necessary in order to simultaneously enhance the lifetime AND suppress the increase of J,. Emitter etch-back is one technique that can reduce J, without sacrificing bulk lifetime [16] . Research is underway to incorporate cost-effective techniques for surface texturing and screen printing to make the RTPPECVD technique more attractive for low-cost highefficiency cells.
